summaryrefslogtreecommitdiffstats
path: root/src/video_core/engines
diff options
context:
space:
mode:
authorSubv <subv2112@gmail.com>2018-04-19 20:34:50 +0200
committerSubv <subv2112@gmail.com>2018-04-19 20:46:32 +0200
commitfe8484213759330ef8c7cf2eda8130c8e3a11198 (patch)
treef356e88c666239441773affcbdea0babdd40f180 /src/video_core/engines
parentShaderGen: Fixed a case where the TEXS instruction would use the same registers for the input and the output. (diff)
downloadyuzu-fe8484213759330ef8c7cf2eda8130c8e3a11198.tar
yuzu-fe8484213759330ef8c7cf2eda8130c8e3a11198.tar.gz
yuzu-fe8484213759330ef8c7cf2eda8130c8e3a11198.tar.bz2
yuzu-fe8484213759330ef8c7cf2eda8130c8e3a11198.tar.lz
yuzu-fe8484213759330ef8c7cf2eda8130c8e3a11198.tar.xz
yuzu-fe8484213759330ef8c7cf2eda8130c8e3a11198.tar.zst
yuzu-fe8484213759330ef8c7cf2eda8130c8e3a11198.zip
Diffstat (limited to 'src/video_core/engines')
-rw-r--r--src/video_core/engines/shader_bytecode.h17
1 files changed, 14 insertions, 3 deletions
diff --git a/src/video_core/engines/shader_bytecode.h b/src/video_core/engines/shader_bytecode.h
index ed66d893a..7cd125f05 100644
--- a/src/video_core/engines/shader_bytecode.h
+++ b/src/video_core/engines/shader_bytecode.h
@@ -90,6 +90,7 @@ union OpCode {
enum class Id : u64 {
TEXS = 0x6C,
IPA = 0xE0,
+ FMUL32_IMM = 0x1E,
FFMA_IMM = 0x65,
FFMA_CR = 0x93,
FFMA_RC = 0xA3,
@@ -142,6 +143,7 @@ union OpCode {
switch (op2) {
case Id::IPA:
+ case Id::FMUL32_IMM:
return op2;
}
@@ -235,6 +237,7 @@ union OpCode {
info_table[Id::FMUL_R] = {Type::Arithmetic, "fmul_r"};
info_table[Id::FMUL_C] = {Type::Arithmetic, "fmul_c"};
info_table[Id::FMUL_IMM] = {Type::Arithmetic, "fmul_imm"};
+ info_table[Id::FMUL32_IMM] = {Type::Arithmetic, "fmul32_imm"};
info_table[Id::FSETP_C] = {Type::Arithmetic, "fsetp_c"};
info_table[Id::FSETP_R] = {Type::Arithmetic, "fsetp_r"};
info_table[Id::EXIT] = {Type::Trivial, "exit"};
@@ -309,7 +312,8 @@ union Instruction {
BitField<39, 8, Register> gpr39;
union {
- BitField<20, 19, u64> imm20;
+ BitField<20, 19, u64> imm20_19;
+ BitField<20, 32, u64> imm20_32;
BitField<45, 1, u64> negate_b;
BitField<46, 1, u64> abs_a;
BitField<48, 1, u64> negate_a;
@@ -317,14 +321,21 @@ union Instruction {
BitField<50, 1, u64> abs_d;
BitField<56, 1, u64> negate_imm;
- float GetImm20() const {
+ float GetImm20_19() const {
float result{};
- u32 imm{static_cast<u32>(imm20)};
+ u32 imm{static_cast<u32>(imm20_19)};
imm <<= 12;
imm |= negate_imm ? 0x80000000 : 0;
std::memcpy(&result, &imm, sizeof(imm));
return result;
}
+
+ float GetImm20_32() const {
+ float result{};
+ u32 imm{static_cast<u32>(imm20_32)};
+ std::memcpy(&result, &imm, sizeof(imm));
+ return result;
+ }
} alu;
union {