diff options
| author | ameerj <52414509+ameerj@users.noreply.github.com> | 2021-03-02 07:05:57 +0100 |
|---|---|---|
| committer | ameerj <52414509+ameerj@users.noreply.github.com> | 2021-07-23 03:51:23 +0200 |
| commit | ce9b116cfe4fcd96df889ed8997c93c6cd2a502c (patch) | |
| tree | 31cdc1ac9a6c507b4952dc57fced81cdb5d3f7e4 /src/shader_recompiler/frontend/maxwell/translate/impl/integer_compare.cpp | |
| parent | shader: Implement FLO (diff) | |
| download | yuzu-ce9b116cfe4fcd96df889ed8997c93c6cd2a502c.tar yuzu-ce9b116cfe4fcd96df889ed8997c93c6cd2a502c.tar.gz yuzu-ce9b116cfe4fcd96df889ed8997c93c6cd2a502c.tar.bz2 yuzu-ce9b116cfe4fcd96df889ed8997c93c6cd2a502c.tar.lz yuzu-ce9b116cfe4fcd96df889ed8997c93c6cd2a502c.tar.xz yuzu-ce9b116cfe4fcd96df889ed8997c93c6cd2a502c.tar.zst yuzu-ce9b116cfe4fcd96df889ed8997c93c6cd2a502c.zip | |
Diffstat (limited to 'src/shader_recompiler/frontend/maxwell/translate/impl/integer_compare.cpp')
| -rw-r--r-- | src/shader_recompiler/frontend/maxwell/translate/impl/integer_compare.cpp | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/shader_recompiler/frontend/maxwell/translate/impl/integer_compare.cpp b/src/shader_recompiler/frontend/maxwell/translate/impl/integer_compare.cpp index d844974d8..ba6e01926 100644 --- a/src/shader_recompiler/frontend/maxwell/translate/impl/integer_compare.cpp +++ b/src/shader_recompiler/frontend/maxwell/translate/impl/integer_compare.cpp @@ -15,12 +15,12 @@ void ICMP(TranslatorVisitor& v, u64 insn, const IR::U32& src_a, const IR::U32& o BitField<0, 8, IR::Reg> dest_reg; BitField<8, 8, IR::Reg> src_reg; BitField<48, 1, u64> is_signed; - BitField<49, 3, ComparisonOp> compare_op; + BitField<49, 3, CompareOp> compare_op; } const icmp{insn}; const IR::U32 zero{v.ir.Imm32(0)}; const bool is_signed{icmp.is_signed != 0}; - const IR::U1 cmp_result{IntegerCompare(v, operand, zero, icmp.compare_op, is_signed)}; + const IR::U1 cmp_result{IntegerCompare(v.ir, operand, zero, icmp.compare_op, is_signed)}; const IR::U32 src_reg{v.X(icmp.src_reg)}; const IR::U32 result{v.ir.Select(cmp_result, src_reg, src_a)}; |