summaryrefslogtreecommitdiffstats
path: root/src/core/arm/interpreter
diff options
context:
space:
mode:
authorLioncash <mathew1800@gmail.com>2015-02-11 18:19:49 +0100
committerLioncash <mathew1800@gmail.com>2015-02-11 18:23:21 +0100
commit49a22acd0267e3eb36683480ea813eeba1b25855 (patch)
tree706e7dc88a62bc39eac92eab76ff5758bf574db8 /src/core/arm/interpreter
parentMerge pull request #559 from lioncash/clean (diff)
downloadyuzu-49a22acd0267e3eb36683480ea813eeba1b25855.tar
yuzu-49a22acd0267e3eb36683480ea813eeba1b25855.tar.gz
yuzu-49a22acd0267e3eb36683480ea813eeba1b25855.tar.bz2
yuzu-49a22acd0267e3eb36683480ea813eeba1b25855.tar.lz
yuzu-49a22acd0267e3eb36683480ea813eeba1b25855.tar.xz
yuzu-49a22acd0267e3eb36683480ea813eeba1b25855.tar.zst
yuzu-49a22acd0267e3eb36683480ea813eeba1b25855.zip
Diffstat (limited to 'src/core/arm/interpreter')
-rw-r--r--src/core/arm/interpreter/arminit.cpp29
1 files changed, 4 insertions, 25 deletions
diff --git a/src/core/arm/interpreter/arminit.cpp b/src/core/arm/interpreter/arminit.cpp
index b7dd5e38d..e7545728e 100644
--- a/src/core/arm/interpreter/arminit.cpp
+++ b/src/core/arm/interpreter/arminit.cpp
@@ -82,14 +82,6 @@ ARMul_State* ARMul_NewState(ARMul_State* state)
state->Inted = 3;
state->LastInted = 3;
-#ifdef ARM61
- state->prog32Sig = LOW;
- state->data32Sig = LOW;
-#else
- state->prog32Sig = HIGH;
- state->data32Sig = HIGH;
-#endif
-
state->lateabtSig = HIGH;
state->bigendSig = LOW;
@@ -102,14 +94,6 @@ ARMul_State* ARMul_NewState(ARMul_State* state)
void ARMul_SelectProcessor(ARMul_State* state, unsigned properties)
{
- if (properties & ARM_Fix26_Prop) {
- state->prog32Sig = LOW;
- state->data32Sig = LOW;
- } else {
- state->prog32Sig = HIGH;
- state->data32Sig = HIGH;
- }
-
state->is_v4 = (properties & (ARM_v4_Prop | ARM_v5_Prop)) != 0;
state->is_v5 = (properties & ARM_v5_Prop) != 0;
state->is_v5e = (properties & ARM_v5e_Prop) != 0;
@@ -132,15 +116,10 @@ void ARMul_SelectProcessor(ARMul_State* state, unsigned properties)
void ARMul_Reset(ARMul_State* state)
{
state->NextInstr = 0;
- if (state->prog32Sig) {
- state->Reg[15] = 0;
- state->Cpsr = INTBITS | SVC32MODE;
- state->Mode = SVC32MODE;
- } else {
- state->Reg[15] = R15INTBITS | SVC26MODE;
- state->Cpsr = INTBITS | SVC26MODE;
- state->Mode = SVC26MODE;
- }
+
+ state->Reg[15] = 0;
+ state->Cpsr = INTBITS | SVC32MODE;
+ state->Mode = SVC32MODE;
state->Bank = SVCBANK;
FLUSHPIPE;