summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorReinUsesLisp <reinuseslisp@airmail.cc>2021-06-23 06:32:47 +0200
committerameerj <52414509+ameerj@users.noreply.github.com>2021-07-23 03:51:39 +0200
commit04ef2160f9e164dbf7c2ab2f37de5533a8d5c450 (patch)
tree53baa854bb82fec51bc6e4db3ee3083c991f40aa
parentshader: Add constant propagation to integer vectors (diff)
downloadyuzu-04ef2160f9e164dbf7c2ab2f37de5533a8d5c450.tar
yuzu-04ef2160f9e164dbf7c2ab2f37de5533a8d5c450.tar.gz
yuzu-04ef2160f9e164dbf7c2ab2f37de5533a8d5c450.tar.bz2
yuzu-04ef2160f9e164dbf7c2ab2f37de5533a8d5c450.tar.lz
yuzu-04ef2160f9e164dbf7c2ab2f37de5533a8d5c450.tar.xz
yuzu-04ef2160f9e164dbf7c2ab2f37de5533a8d5c450.tar.zst
yuzu-04ef2160f9e164dbf7c2ab2f37de5533a8d5c450.zip
-rw-r--r--src/shader_recompiler/ir_opt/global_memory_to_storage_buffer_pass.cpp29
1 files changed, 14 insertions, 15 deletions
diff --git a/src/shader_recompiler/ir_opt/global_memory_to_storage_buffer_pass.cpp b/src/shader_recompiler/ir_opt/global_memory_to_storage_buffer_pass.cpp
index 1d11a00d8..70449eeca 100644
--- a/src/shader_recompiler/ir_opt/global_memory_to_storage_buffer_pass.cpp
+++ b/src/shader_recompiler/ir_opt/global_memory_to_storage_buffer_pass.cpp
@@ -253,12 +253,12 @@ struct LowAddrInfo {
/// Tries to track the first 32-bits of a global memory instruction
std::optional<LowAddrInfo> TrackLowAddress(IR::Inst* inst) {
// The first argument is the low level GPU pointer to the global memory instruction
- const IR::U64 addr{inst->Arg(0)};
+ const IR::Value addr{inst->Arg(0)};
if (addr.IsImmediate()) {
// Not much we can do if it's an immediate
return std::nullopt;
}
- // This address is expected to either be a PackUint2x32 or a IAdd64
+ // This address is expected to either be a PackUint2x32, a IAdd64, or a CompositeConstructU32x2
IR::Inst* addr_inst{addr.InstRecursive()};
s32 imm_offset{0};
if (addr_inst->GetOpcode() == IR::Opcode::IAdd64) {
@@ -274,25 +274,24 @@ std::optional<LowAddrInfo> TrackLowAddress(IR::Inst* inst) {
if (iadd_addr.IsImmediate()) {
return std::nullopt;
}
- addr_inst = iadd_addr.Inst();
+ addr_inst = iadd_addr.InstRecursive();
}
- // With IAdd64 handled, now PackUint2x32 is expected without exceptions
- if (addr_inst->GetOpcode() != IR::Opcode::PackUint2x32) {
- return std::nullopt;
- }
- // PackUint2x32 is expected to be generated from a vector
- const IR::Value vector{addr_inst->Arg(0)};
- if (vector.IsImmediate()) {
- return std::nullopt;
+ // With IAdd64 handled, now PackUint2x32 is expected
+ if (addr_inst->GetOpcode() == IR::Opcode::PackUint2x32) {
+ // PackUint2x32 is expected to be generated from a vector
+ const IR::Value vector{addr_inst->Arg(0)};
+ if (vector.IsImmediate()) {
+ return std::nullopt;
+ }
+ addr_inst = vector.InstRecursive();
}
- // This vector is expected to be a CompositeConstructU32x2
- IR::Inst* const vector_inst{vector.InstRecursive()};
- if (vector_inst->GetOpcode() != IR::Opcode::CompositeConstructU32x2) {
+ // The vector is expected to be a CompositeConstructU32x2
+ if (addr_inst->GetOpcode() != IR::Opcode::CompositeConstructU32x2) {
return std::nullopt;
}
// Grab the first argument from the CompositeConstructU32x2, this is the low address.
return LowAddrInfo{
- .value{IR::U32{vector_inst->Arg(0)}},
+ .value{IR::U32{addr_inst->Arg(0)}},
.imm_offset = imm_offset,
};
}