summaryrefslogtreecommitdiffstats
path: root/src/video_core/renderer_vulkan/fixed_pipeline_state.cpp
diff options
context:
space:
mode:
authorMorph <39850852+Morph1984@users.noreply.github.com>2022-10-13 21:52:56 +0200
committerMorph <39850852+Morph1984@users.noreply.github.com>2022-10-13 21:52:56 +0200
commitd3114c620d169b05ee16a72826cfc55e9c10a56a (patch)
treea6b86c0de4e402413435984ffa2f45ee0170b1ae /src/video_core/renderer_vulkan/fixed_pipeline_state.cpp
parentMerge pull request #9066 from Morph1984/fix-stretch-to-window (diff)
downloadyuzu-d3114c620d169b05ee16a72826cfc55e9c10a56a.tar
yuzu-d3114c620d169b05ee16a72826cfc55e9c10a56a.tar.gz
yuzu-d3114c620d169b05ee16a72826cfc55e9c10a56a.tar.bz2
yuzu-d3114c620d169b05ee16a72826cfc55e9c10a56a.tar.lz
yuzu-d3114c620d169b05ee16a72826cfc55e9c10a56a.tar.xz
yuzu-d3114c620d169b05ee16a72826cfc55e9c10a56a.tar.zst
yuzu-d3114c620d169b05ee16a72826cfc55e9c10a56a.zip
Diffstat (limited to '')
-rw-r--r--src/video_core/renderer_vulkan/fixed_pipeline_state.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/video_core/renderer_vulkan/fixed_pipeline_state.cpp b/src/video_core/renderer_vulkan/fixed_pipeline_state.cpp
index eab1b8f93..f85ed8e5b 100644
--- a/src/video_core/renderer_vulkan/fixed_pipeline_state.cpp
+++ b/src/video_core/renderer_vulkan/fixed_pipeline_state.cpp
@@ -73,8 +73,8 @@ void FixedPipelineState::Refresh(Tegra::Engines::Maxwell3D& maxwell3d,
patch_control_points_minus_one.Assign(regs.patch_vertices - 1);
tessellation_primitive.Assign(static_cast<u32>(regs.tessellation.params.domain_type.Value()));
tessellation_spacing.Assign(static_cast<u32>(regs.tessellation.params.spacing.Value()));
- tessellation_clockwise.Assign(regs.tessellation.params.output_primitives.Value() !=
- Maxwell::Tessellation::OutputPrimitves::Triangles_CCW);
+ tessellation_clockwise.Assign(regs.tessellation.params.output_primitives.Value() ==
+ Maxwell::Tessellation::OutputPrimitives::Triangles_CW);
logic_op_enable.Assign(regs.logic_op.enable != 0 ? 1 : 0);
logic_op.Assign(PackLogicOp(regs.logic_op.op));
topology.Assign(regs.draw.topology);