diff options
| author | Lioncash <mathew1800@gmail.com> | 2015-04-06 05:46:10 +0200 |
|---|---|---|
| committer | Lioncash <mathew1800@gmail.com> | 2015-04-06 05:49:06 +0200 |
| commit | bb7dac022e9f3ead238d0d213007f21ff29598a3 (patch) | |
| tree | c3bc2b245619a8e9e5d44285529622da58314cc8 /src/core/arm | |
| parent | Merge pull request #682 from yuriks/virtmem2 (diff) | |
| download | yuzu-bb7dac022e9f3ead238d0d213007f21ff29598a3.tar yuzu-bb7dac022e9f3ead238d0d213007f21ff29598a3.tar.gz yuzu-bb7dac022e9f3ead238d0d213007f21ff29598a3.tar.bz2 yuzu-bb7dac022e9f3ead238d0d213007f21ff29598a3.tar.lz yuzu-bb7dac022e9f3ead238d0d213007f21ff29598a3.tar.xz yuzu-bb7dac022e9f3ead238d0d213007f21ff29598a3.tar.zst yuzu-bb7dac022e9f3ead238d0d213007f21ff29598a3.zip | |
Diffstat (limited to '')
| -rw-r--r-- | src/core/arm/dyncom/arm_dyncom_interpreter.cpp | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/src/core/arm/dyncom/arm_dyncom_interpreter.cpp b/src/core/arm/dyncom/arm_dyncom_interpreter.cpp index b0efd7194..8b1232c6c 100644 --- a/src/core/arm/dyncom/arm_dyncom_interpreter.cpp +++ b/src/core/arm/dyncom/arm_dyncom_interpreter.cpp @@ -339,7 +339,7 @@ static void LnSWoUB(ScaledRegisterPreIndexed)(ARMul_State* cpu, unsigned int ins unsigned int shift_imm = BITS(inst, 7, 11); unsigned int Rn = BITS(inst, 16, 19); unsigned int Rm = BITS(inst, 0, 3); - unsigned int index; + unsigned int index = 0; unsigned int addr; unsigned int rm = CHECK_READ_REG15_WA(cpu, Rm); unsigned int rn = CHECK_READ_REG15_WA(cpu, Rn); @@ -390,7 +390,7 @@ static void LnSWoUB(ScaledRegisterPostIndexed)(ARMul_State* cpu, unsigned int in unsigned int shift_imm = BITS(inst, 7, 11); unsigned int Rn = BITS(inst, 16, 19); unsigned int Rm = BITS(inst, 0, 3); - unsigned int index; + unsigned int index = 0; unsigned int addr = CHECK_READ_REG15_WA(cpu, Rn); unsigned int rm = CHECK_READ_REG15_WA(cpu, Rm); @@ -605,7 +605,7 @@ static void LnSWoUB(ScaledRegisterOffset)(ARMul_State* cpu, unsigned int inst, u unsigned int shift_imm = BITS(inst, 7, 11); unsigned int Rn = BITS(inst, 16, 19); unsigned int Rm = BITS(inst, 0, 3); - unsigned int index; + unsigned int index = 0; unsigned int addr; unsigned int rm = CHECK_READ_REG15_WA(cpu, Rm); unsigned int rn = CHECK_READ_REG15_WA(cpu, Rn); @@ -1126,7 +1126,7 @@ int CondPassed(ARMul_State* cpu, unsigned int cond) { #define CFLAG cpu->CFlag #define VFLAG cpu->VFlag - int temp; + int temp = 0; switch (cond) { case 0x0: |