summaryrefslogtreecommitdiffstats
path: root/src/core/arm/dyncom/arm_dyncom_interpreter.cpp
diff options
context:
space:
mode:
authorEmmanuel Gil Peyrot <linkmauve@linkmauve.fr>2016-09-20 17:21:23 +0200
committerEmmanuel Gil Peyrot <linkmauve@linkmauve.fr>2016-09-21 04:15:47 +0200
commitebdae19fd226104baec712b9da9939ff82ef3c3a (patch)
treee046c0f562fc4400480b2e3257f140e973a9ce6a /src/core/arm/dyncom/arm_dyncom_interpreter.cpp
parentManually tweak source formatting and then re-run clang-format (diff)
downloadyuzu-ebdae19fd226104baec712b9da9939ff82ef3c3a.tar
yuzu-ebdae19fd226104baec712b9da9939ff82ef3c3a.tar.gz
yuzu-ebdae19fd226104baec712b9da9939ff82ef3c3a.tar.bz2
yuzu-ebdae19fd226104baec712b9da9939ff82ef3c3a.tar.lz
yuzu-ebdae19fd226104baec712b9da9939ff82ef3c3a.tar.xz
yuzu-ebdae19fd226104baec712b9da9939ff82ef3c3a.tar.zst
yuzu-ebdae19fd226104baec712b9da9939ff82ef3c3a.zip
Diffstat (limited to '')
-rw-r--r--src/core/arm/dyncom/arm_dyncom_interpreter.cpp7
1 files changed, 2 insertions, 5 deletions
diff --git a/src/core/arm/dyncom/arm_dyncom_interpreter.cpp b/src/core/arm/dyncom/arm_dyncom_interpreter.cpp
index 211d49edb..4f83d8332 100644
--- a/src/core/arm/dyncom/arm_dyncom_interpreter.cpp
+++ b/src/core/arm/dyncom/arm_dyncom_interpreter.cpp
@@ -4,27 +4,24 @@
#define CITRA_IGNORE_EXIT(x)
+#include "core/arm/dyncom/arm_dyncom_interpreter.h"
#include <algorithm>
#include <cstdio>
-
#include "common/common_types.h"
#include "common/logging/log.h"
#include "common/microprofile.h"
-
#include "core/arm/disassembler/arm_disasm.h"
#include "core/arm/dyncom/arm_dyncom_dec.h"
-#include "core/arm/dyncom/arm_dyncom_interpreter.h"
#include "core/arm/dyncom/arm_dyncom_run.h"
#include "core/arm/dyncom/arm_dyncom_thumb.h"
#include "core/arm/dyncom/arm_dyncom_trans.h"
#include "core/arm/skyeye_common/armstate.h"
#include "core/arm/skyeye_common/armsupp.h"
#include "core/arm/skyeye_common/vfp/vfp.h"
+#include "core/gdbstub/gdbstub.h"
#include "core/hle/svc.h"
#include "core/memory.h"
-#include "core/gdbstub/gdbstub.h"
-
#define RM BITS(sht_oper, 0, 3)
#define RS BITS(sht_oper, 8, 11)